interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

- fixes issue with reset and arm926ejs core. Thanks Øyvind Harboe 

git-svn-id: svn://svn.berlios.de/openocd/trunk@281 b42882b7-edfa-0310-969c-e2dbd0fdcd60
This commit is contained in:
ntfreak 2008-02-04 20:12:46 +00:00
parent 33f72055b7
commit 4d88f024a6
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
src/target/arm926ejs.c
View File

@ -97,19 +97,19 @@ target_type_t arm926ejs_target =
int arm926ejs_catch_broken_irscan(u8 *captured, void *priv, scan_field_t *field)
{
u8 *in_value=field->in_check_value;
/* The ARM926EJ-S' instruction register is 4 bits wide */
u8 t=*in_value & 0xf;
if ((t == 0x0f) || (t == 0x00))
u8 t = *captured & 0xf;
u8 t2 = *field->in_check_value & 0xf;
if (t == t2)
{
return ERROR_OK;
}
else if ((t == 0x0f) || (t == 0x00))
{
DEBUG("caught ARM926EJ-S invalid Capture-IR result after CP15 access");
return ERROR_OK;
}
else
{
return ERROR_JTAG_QUEUE_FAILED;
}
return ERROR_JTAG_QUEUE_FAILED;;
}
int arm926ejs_read_cp15(target_t *target, u32 address, u32 *value)