interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

tcl/target: add support for Cavium Octeon II CN61xx 

Change-Id: Ia14854bc64f5a31b6591be69be4edee9cd1310c3
Signed-off-by: Peter Mamonov <pmamonov@gmail.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/5249
Reviewed-by: Oleksij Rempel <linux@rempel-privat.de>
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Tested-by: jenkins
This commit is contained in:
Peter Mamonov 2019-06-26 18:43:16 +03:00 committed by Antonio Borneo
parent eeee3f41da
commit 4b1ea8511a
1 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
tcl/target/cavium_cn61xx.cfg Normal file
View File

@ -0,0 +1,15 @@
# SPDX-License-Identifier: GPL-2.0-or-later
#
# Cavium Octeon II CN61xx (PrID 0x000D9301)
jtag newtap cpu tap0 -irlen 5
jtag newtap cpu tap1 -irlen 5
target create cpu.core0 mips_mips64 -chain-position cpu.tap0 -endian big -rtos hwthread -coreid 0
target create cpu.core1 mips_mips64 -chain-position cpu.tap1 -endian big -rtos hwthread -coreid 1
target smp cpu.core0 cpu.core1
cpu.core0 configure -work-area-phys 0xffffffffa2000000 -work-area-size 0x20000
cpu.core1 configure -work-area-phys 0xffffffffa2000000 -work-area-size 0x20000
targets cpu.core0