tcl/xtensa: some fixes at xtensa-core-esp32.cfg
Some config changes required to run ESP32 with full feature set Signed-off-by: Erhan Kurubas <erhan.kurubas@espressif.com> Change-Id: I484324f8497ec7934bb73164c638fc5f6460fcc4 Reviewed-on: https://review.openocd.org/c/openocd/+/7252 Tested-by: jenkins Reviewed-by: Ian Thompson <ianst@cadence.com> Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
parent
9d5f833fbd
commit
46a61ea7ab
|
@ -22,6 +22,7 @@ xtensa xtmem irom 0x40000000 0x64F00
|
|||
xtensa xtmem iram 0x40070000 0x30000
|
||||
xtensa xtmem iram 0x400C0000 0x2000
|
||||
xtensa xtmem drom 0x3F400000 0x800000
|
||||
xtensa xtmem drom 0x3FF90000 0x10000
|
||||
xtensa xtmem dram 0x3FFAE000 0x52000
|
||||
xtensa xtmem dram 0x3FF80000 0x2000
|
||||
xtensa xtmem dram 0x3F800000 0x400000
|
||||
|
@ -35,7 +36,7 @@ xtensa xtmem dram 0x60000000 0x20000000
|
|||
xtensa xtopt debuglevel 6
|
||||
xtensa xtopt ibreaknum 2
|
||||
xtensa xtopt dbreaknum 2
|
||||
xtensa xtopt tracemem 8192
|
||||
xtensa xtopt tracemem 0x4000
|
||||
xtensa xtopt tracememrev 1
|
||||
xtensa xtopt perfcount 2
|
||||
|
||||
|
@ -46,7 +47,7 @@ xtensa xtopt perfcount 2
|
|||
# in "Read General Registers" (g-packet) requests.
|
||||
# NOTE: For contiguous format, registers listed in GDB order.
|
||||
# xtregs: Total number of Xtensa registers in the system
|
||||
xtensa xtregs 205
|
||||
xtensa xtregs 173
|
||||
xtensa xtregfmt contiguous 105
|
||||
xtensa xtreg pc 0x0020
|
||||
xtensa xtreg ar0 0x0100
|
||||
|
@ -123,8 +124,6 @@ xtensa xtreg configid0 0x02b0
|
|||
xtensa xtreg configid1 0x02d0
|
||||
xtensa xtreg ps 0x02e6
|
||||
xtensa xtreg threadptr 0x03e7
|
||||
|
||||
# added by hand for esp32
|
||||
xtensa xtreg br 0x0204
|
||||
xtensa xtreg scompare1 0x020c
|
||||
xtensa xtreg acclo 0x0210
|
||||
|
@ -155,13 +154,10 @@ xtensa xtreg f14 0x003e
|
|||
xtensa xtreg f15 0x003f
|
||||
xtensa xtreg fcr 0x03e8
|
||||
xtensa xtreg fsr 0x03e9
|
||||
|
||||
xtensa xtreg mmid 0x0259
|
||||
xtensa xtreg ibreakenable 0x0260
|
||||
|
||||
xtensa xtreg memctl 0x0261
|
||||
xtensa xtreg atomctl 0x0263
|
||||
|
||||
xtensa xtreg ddr 0x0268
|
||||
xtensa xtreg ibreaka0 0x0280
|
||||
xtensa xtreg ibreaka1 0x0281
|
||||
|
@ -226,35 +222,3 @@ xtensa xtreg a12 0x000c
|
|||
xtensa xtreg a13 0x000d
|
||||
xtensa xtreg a14 0x000e
|
||||
xtensa xtreg a15 0x000f
|
||||
xtensa xtreg pwrctl 0x2028
|
||||
xtensa xtreg pwrstat 0x2029
|
||||
xtensa xtreg eristat 0x202a
|
||||
xtensa xtreg cs_itctrl 0x202b
|
||||
xtensa xtreg cs_claimset 0x202c
|
||||
xtensa xtreg cs_claimclr 0x202d
|
||||
xtensa xtreg cs_lockaccess 0x202e
|
||||
xtensa xtreg cs_lockstatus 0x202f
|
||||
xtensa xtreg cs_authstatus 0x2030
|
||||
xtensa xtreg fault_info 0x203f
|
||||
xtensa xtreg trax_id 0x2040
|
||||
xtensa xtreg trax_control 0x2041
|
||||
xtensa xtreg trax_status 0x2042
|
||||
xtensa xtreg trax_data 0x2043
|
||||
xtensa xtreg trax_address 0x2044
|
||||
xtensa xtreg trax_pctrigger 0x2045
|
||||
xtensa xtreg trax_pcmatch 0x2046
|
||||
xtensa xtreg trax_delay 0x2047
|
||||
xtensa xtreg trax_memstart 0x2048
|
||||
xtensa xtreg trax_memend 0x2049
|
||||
xtensa xtreg pmg 0x2057
|
||||
xtensa xtreg pmpc 0x2058
|
||||
xtensa xtreg pm0 0x2059
|
||||
xtensa xtreg pm1 0x205a
|
||||
xtensa xtreg pmctrl0 0x2061
|
||||
xtensa xtreg pmctrl1 0x2062
|
||||
xtensa xtreg pmstat0 0x2069
|
||||
xtensa xtreg pmstat1 0x206a
|
||||
xtensa xtreg ocdid 0x2071
|
||||
xtensa xtreg ocd_dcrclr 0x2072
|
||||
xtensa xtreg ocd_dcrset 0x2073
|
||||
xtensa xtreg ocd_dsr 0x2074
|
||||
|
|
Loading…
Reference in New Issue