interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

riscv-013: Correct sign extension of address on read_memory for lower bits as well

This commit is contained in:
Megan Wachs 2017-05-01 09:39:59 -07:00
parent 8462750357
commit 458bb20699
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/target/riscv/riscv-013.c
View File

@ -1267,7 +1267,7 @@ static int read_memory(struct target *target, uint32_t address,
case 64: case 64:
riscv_program_write_ram(&program, r_addr + 4, (((riscv_addr_t)(address)) - size) >> 32); riscv_program_write_ram(&program, r_addr + 4, (((riscv_addr_t)(address)) - size) >> 32);
case 32: case 32:
riscv_program_write_ram(&program, r_addr, (riscv_addr_t)(address - size)); riscv_program_write_ram(&program, r_addr, (riscv_addr_t)(address) - size);
break; break;
default: default:
LOG_ERROR("unknown XLEN %d", riscv_xlen(target)); LOG_ERROR("unknown XLEN %d", riscv_xlen(target));