interesting
/
riscv-openocd
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

ARM: cope with stupidheaded compiler 

Some versions of GCC don't understand that if you mask with 0x3
then have cases 0-3, it's not possible for a variable assigned in
all those branches to have no value at end-of-case.  Feh.

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
This commit is contained in:
David Brownell 2009-12-07 18:14:46 -08:00
parent 81aec6be04
commit 456ec016c2
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/target/arm_disassembler.c
View File

@ -135,7 +135,7 @@ static int evaluate_srs(uint32_t opcode,
uint32_t address, struct arm_instruction *instruction) uint32_t address, struct arm_instruction *instruction)
{ {
const char *wback = (opcode & (1 << 21)) ? "!" : ""; const char *wback = (opcode & (1 << 21)) ? "!" : "";
const char *mode; const char *mode = "";
switch ((opcode >> 23) & 0x3) { switch ((opcode >> 23) & 0x3) {
case 0: case 0:
@ -143,7 +143,6 @@ static int evaluate_srs(uint32_t opcode,
break; break;
case 1: case 1:
/* "IA" is default */ /* "IA" is default */
mode = "";
break; break;
case 2: case 2:
mode = "DB"; mode = "DB";