interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

target: Fix strange ordering in target_read_u8 

It's been like this since the check was added, in 5aa93a5e.

Change-Id: Iaa0586e0cd1ce57ad92735dcc3e51108a133fe96
Signed-off-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
Reviewed-on: http://openocd.zylin.com/1640
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
This commit is contained in:
Andreas Fritiofson 2013-09-20 23:06:24 +02:00 committed by Spencer Oliver
parent 18fda50111
commit 322f7dccea
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/target/target.c
View File

@ -2031,12 +2031,13 @@ int target_read_u16(struct target *target, uint32_t address, uint16_t *value)
int target_read_u8(struct target *target, uint32_t address, uint8_t *value) int target_read_u8(struct target *target, uint32_t address, uint8_t *value)
{ {
int retval = target_read_memory(target, address, 1, 1, value);
if (!target_was_examined(target)) { if (!target_was_examined(target)) {
LOG_ERROR("Target not examined yet"); LOG_ERROR("Target not examined yet");
return ERROR_FAIL; return ERROR_FAIL;
} }
int retval = target_read_memory(target, address, 1, 1, value);
if (retval == ERROR_OK) { if (retval == ERROR_OK) {
LOG_DEBUG("address: 0x%8.8" PRIx32 ", value: 0x%2.2x", LOG_DEBUG("address: 0x%8.8" PRIx32 ", value: 0x%2.2x",
address, address,