interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ARM: disassemble STM correctly 

There is no "STMMIDA" instruction.  There is however "STMDAMI".

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
This commit is contained in:
David Brownell 2009-12-14 19:53:10 -08:00
parent c86a64dff7
commit 27b13e3377
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/target/arm_disassembler.c
View File

@ -1097,8 +1097,11 @@ static int evaluate_ldm_stm(uint32_t opcode,
} }
} }
snprintf(instruction->text, 128, "0x%8.8" PRIx32 "\t0x%8.8" PRIx32 "\t%s%s%s r%i%s, {%s}%s", snprintf(instruction->text, 128,
address, opcode, mnemonic, COND(opcode), addressing_mode, "0x%8.8" PRIx32 "\t0x%8.8" PRIx32
"\t%s%s%s r%i%s, {%s}%s",
address, opcode,
mnemonic, addressing_mode, COND(opcode),
Rn, (W) ? "!" : "", reg_list, (S) ? "^" : ""); Rn, (W) ? "!" : "", reg_list, (S) ? "^" : "");
return ERROR_OK; return ERROR_OK;