interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ARM: comment tweaks in ADIv5 

"OptimoDE DESS" is ARM's semicustom DSPish stuff.

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
This commit is contained in:
David Brownell 2009-11-25 16:14:45 -08:00
parent 5d244b85e2
commit 21378f58b6
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/target/arm_adi_v5.c
View File

@ -1007,12 +1007,15 @@ int ahbap_debugport_init(struct swjdp_common *swjdp)
return ERROR_OK; return ERROR_OK;
} }
/* CID interpretation -- see ARM IHI 0029B section 3 */ /* CID interpretation -- see ARM IHI 0029B section 3
* and ARM IHI 0031A table 13-3.
*/
static const char *class_description[16] ={ static const char *class_description[16] ={
"Reserved", "ROM table", "Reserved", "Reserved", "Reserved", "ROM table", "Reserved", "Reserved",
"Reserved", "Reserved", "Reserved", "Reserved", "Reserved", "Reserved", "Reserved", "Reserved",
"Reserved", "CoreSight component", "Reserved", "Peripheral Test Block", "Reserved", "CoreSight component", "Reserved", "Peripheral Test Block",
"Reserved", "DESS", "Generic IP component", "PrimeCell or System component" "Reserved", "OptimoDE DESS",
"Generic IP component", "PrimeCell or System component"
}; };
static bool static bool