interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

arm7/9: remove unused post_restore_context 

Unused. If something should happen after context restore, then the
calling code can just do it afterwards.

Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
This commit is contained in:
Øyvind Harboe 2010-03-16 10:58:21 +01:00
parent 6f8b8593d6
commit 1d9fba8c14
10 changed files with 0 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/target/arm7_9_common.c
View File

@ -1726,9 +1726,6 @@ int arm7_9_restore_context(struct target *target)
arm7_9->write_pc(target, buf_get_u32(armv4_5->pc->value, 0, 32));
armv4_5->pc->dirty = 0;
if (arm7_9->post_restore_context)
arm7_9->post_restore_context(target);
return ERROR_OK;
}

3
src/target/arm7_9_common.h
View File

@ -103,9 +103,6 @@ struct arm7_9_common
void (*post_debug_entry)(struct target *target); /**< Callback function called after entering debug mode */
void (*pre_restore_context)(struct target *target); /**< Callback function called before restoring the processor context */
void (*post_restore_context)(struct target *target); /**< Callback function called after restoring the processor context */
};
static inline struct arm7_9_common *

1
src/target/arm7tdmi.c
View File

@ -685,7 +685,6 @@ int arm7tdmi_init_arch_info(struct target *target,
arm7_9->post_debug_entry = NULL;
arm7_9->pre_restore_context = NULL;
arm7_9->post_restore_context = NULL;
/* initialize arch-specific breakpoint handling */
arm7_9->arm_bkpt = 0xdeeedeee;

1
src/target/arm9tdmi.c
View File

@ -787,7 +787,6 @@ int arm9tdmi_init_arch_info(struct target *target,
arm7_9->post_debug_entry = NULL;
arm7_9->pre_restore_context = NULL;
arm7_9->post_restore_context = NULL;
/* initialize arch-specific breakpoint handling */
arm7_9->arm_bkpt = 0xdeeedeee;

2
src/target/armv7a.h
View File

@ -65,8 +65,6 @@ struct armv7a_common
void (*post_debug_entry)(struct target *target);
void (*pre_restore_context)(struct target *target);
void (*post_restore_context)(struct target *target);
};
static inline struct armv7a_common *

3
src/target/armv7m.c
View File

@ -139,9 +139,6 @@ int armv7m_restore_context(struct target *target)
}
}
if (armv7m->post_restore_context)
armv7m->post_restore_context(target);
return ERROR_OK;
}

1
src/target/armv7m.h
View File

@ -124,7 +124,6 @@ struct armv7m_common
void (*post_debug_entry)(struct target *target);
void (*pre_restore_context)(struct target *target);
void (*post_restore_context)(struct target *target);
};
static inline struct armv7m_common *

4
src/target/cortex_a8.c
View File

@ -1020,9 +1020,6 @@ static int cortex_a8_restore_context(struct target *target, bool bpwp)
arm_dpm_write_dirty_registers(&armv7a->dpm, bpwp);
if (armv7a->post_restore_context)
armv7a->post_restore_context(target);
return ERROR_OK;
}
@ -1589,7 +1586,6 @@ static int cortex_a8_init_arch_info(struct target *target,
armv7a->post_debug_entry = cortex_a8_post_debug_entry;
armv7a->pre_restore_context = NULL;
armv7a->post_restore_context = NULL;
armv7a->armv4_5_mmu.armv4_5_cache.ctype = -1;
// armv7a->armv4_5_mmu.get_ttb = armv7a_get_ttb;
armv7a->armv4_5_mmu.read_memory = cortex_a8_read_memory;

1
src/target/cortex_m3.c
View File

@ -1876,7 +1876,6 @@ static int cortex_m3_init_arch_info(struct target *target,
armv7m->post_debug_entry = NULL;
armv7m->pre_restore_context = NULL;
armv7m->post_restore_context = NULL;
armv7m->load_core_reg_u32 = cortex_m3_load_core_reg_u32;
armv7m->store_core_reg_u32 = cortex_m3_store_core_reg_u32;

1
src/target/fa526.c
View File

@ -292,7 +292,6 @@ static int fa526_init_arch_info_2(struct target *target,
arm7_9->post_debug_entry = NULL;
arm7_9->pre_restore_context = NULL;
arm7_9->post_restore_context = NULL;
/* initialize arch-specific breakpoint handling */
arm7_9->arm_bkpt = 0xdeeedeee;