interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

tcl/target: ti_tms570.cfg restructure dap support 

ti_tms570 was probably omitted in commit
2231da8ec4

Change-Id: Idd4828fd5ea3641bda6c73c7f07a598c1e512ef6
Signed-off-by: Tomas Vanek <vanekt@fbl.cz>
Reviewed-on: http://openocd.zylin.com/4762
Tested-by: jenkins
Reviewed-by: Matthias Welwarsky <matthias@welwarsky.de>
This commit is contained in:
Tomas Vanek 2018-11-12 12:13:34 +01:00
parent e406f2b0dc
commit 1b864d6e49
1 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
tcl/target/ti_tms570.cfg
View File

@ -20,8 +20,8 @@ source [find target/icepick.cfg]
if { [info exists DAP_TAPID] } { if { [info exists DAP_TAPID] } {
set _DAP_TAPID $DAP_TAPID set _DAP_TAPID $DAP_TAPID
} }
jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_DAP_TAPID -disable jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_DAP_TAPID -disable
jtag configure $_CHIPNAME.dap -event tap-enable "icepick_c_tapenable $_CHIPNAME.jrc 0" jtag configure $_CHIPNAME.cpu -event tap-enable "icepick_c_tapenable $_CHIPNAME.jrc 0"
# ICEpick-C (JTAG route controller) # ICEpick-C (JTAG route controller)
# JRC_TAPID should be set before source-ing this file # JRC_TAPID should be set before source-ing this file
@ -50,16 +50,18 @@ jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f \
-expected-id $_JRC_TAPID8 \ -expected-id $_JRC_TAPID8 \
-expected-id $_JRC_TAPID9 \ -expected-id $_JRC_TAPID9 \
-ignore-version -ignore-version
jtag configure $_CHIPNAME.jrc -event setup "jtag tapenable $_CHIPNAME.dap" jtag configure $_CHIPNAME.jrc -event setup "jtag tapenable $_CHIPNAME.cpu"
jtag configure $_CHIPNAME.jrc -event post-reset "runtest 100" jtag configure $_CHIPNAME.jrc -event post-reset "runtest 100"
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
# Cortex-R4 target # Cortex-R4 target
set _TARGETNAME $_CHIPNAME.cpu set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_r4 -endian $_ENDIAN \ target create $_TARGETNAME cortex_r4 -endian $_ENDIAN \
-chain-position $_CHIPNAME.dap -coreid 0 -dbgbase 0x00001003 -dap $_CHIPNAME.dap -coreid 0 -dbgbase 0x00001003
# TMS570 uses quirky BE-32 mode # TMS570 uses quirky BE-32 mode
$_TARGETNAME dap ti_be_32_quirks 1 $_CHIPNAME.dap ti_be_32_quirks 1
$_TARGETNAME configure -event gdb-attach { $_TARGETNAME configure -event gdb-attach {
cortex_r4 dbginit cortex_r4 dbginit