interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Be more clear in multi-core systems without -rtos 

Don't print out there's a hart with XLEN of 0.
This commit is contained in:
Tim Newsome 2017-08-11 13:36:58 -07:00
parent deaf2d7663
commit 157a67a98a
1 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/target/riscv/riscv-013.c
View File

@ -1175,9 +1175,13 @@ static int examine(struct target *target)
LOG_INFO("Examined RISC-V core; found %d harts", LOG_INFO("Examined RISC-V core; found %d harts",
riscv_count_harts(target)); riscv_count_harts(target));
for (int i = 0; i < riscv_count_harts(target); ++i) { for (int i = 0; i < riscv_count_harts(target); ++i) {
LOG_INFO(" hart %d: XLEN=%d, program buffer at 0x%" PRIx64 if (riscv_hart_enabled(target, i)) {
", %d triggers", i, r->xlen[i], r->debug_buffer_addr[i], LOG_INFO(" hart %d: XLEN=%d, program buffer at 0x%" PRIx64
r->trigger_count[i]); ", %d triggers", i, r->xlen[i], r->debug_buffer_addr[i],
r->trigger_count[i]);
} else {
LOG_INFO(" hart %d: currently disabled", i);
}
} }
return ERROR_OK; return ERROR_OK;
} }