interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

scripts: use adapter_khz not deprecated jtag_khz 

Change-Id: Ibaeebf564a95360dcf21a0921ec99f5263f11915
Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk>
Reviewed-on: http://openocd.zylin.com/202
Tested-by: jenkins
Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
This commit is contained in:
Spencer Oliver 2011-11-15 09:17:27 +00:00 committed by Andreas Fritiofson
parent dbf25984cd
commit 0f41634d4f
9 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tcl/board/at91cap7a-stk-sdram.cfg
View File

@ -28,7 +28,7 @@ target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAM
$_TARGETNAME configure -event reset-start {
# start off real slow when we're running off internal RC oscillator
jtag_khz 32
adapter_khz 32
}
proc peek32 {address} {
@ -78,7 +78,7 @@ $_TARGETNAME configure -event reset-init {
echo "Master clock ok."
# Now that we're up and running, crank up speed!
global post_reset_khz ; jtag_khz $post_reset_khz
global post_reset_khz ; adapter_khz $post_reset_khz
echo "Configuring the SDRAM controller..."

4
tcl/board/mcb1700.cfg
View File

@ -11,7 +11,7 @@ set MCB1700_CCLK $CCLK
$_TARGETNAME configure -event reset-start {
# Start *real slow* as we do not know the
# state the boot rom left the clock in
jtag_khz 10
adapter_khz 10
}
# Set up 100MHz clock to CPU
@ -55,7 +55,7 @@ $_TARGETNAME configure -event reset-init {
#
#
global MCB1700_CCLK
jtag_khz [expr $MCB1700_CCLK / 8]
adapter_khz [expr $MCB1700_CCLK / 8]
# Do not remap 0x0000-0x0020 to anything but the flash (i.e. select
# "User Flash Mode" where interrupt vectors are _not_ remapped,

2
tcl/interface/hilscher_nxhx10_etm.cfg
View File

@ -8,4 +8,4 @@ interface ft2232
ft2232_device_desc "NXHX 10-ETM"
ft2232_layout comstick
ft2232_vid_pid 0x0640 0x0028
jtag_khz 6000
adapter_khz 6000

2
tcl/interface/hilscher_nxhx500_etm.cfg
View File

@ -8,4 +8,4 @@ interface ft2232
ft2232_device_desc "NXHX 500-ETM"
ft2232_layout comstick
ft2232_vid_pid 0x0640 0x0028
jtag_khz 6000
adapter_khz 6000

2
tcl/interface/hilscher_nxhx500_re.cfg
View File

@ -8,4 +8,4 @@ interface ft2232
ft2232_device_desc "NXHX 500-RE"
ft2232_layout comstick
ft2232_vid_pid 0x0640 0x0028
jtag_khz 6000
adapter_khz 6000

2
tcl/interface/hilscher_nxhx50_etm.cfg
View File

@ -8,4 +8,4 @@ interface ft2232
ft2232_device_desc "NXHX 50-ETM"
ft2232_layout comstick
ft2232_vid_pid 0x0640 0x0028
jtag_khz 6000
adapter_khz 6000

2
tcl/interface/hilscher_nxhx50_re.cfg
View File

@ -8,4 +8,4 @@ interface ft2232
ft2232_device_desc "NXHX50-RE"
ft2232_layout comstick
ft2232_vid_pid 0x0640 0x0028
jtag_khz 6000
adapter_khz 6000

2
tcl/target/lpc1768.cfg
View File

@ -52,7 +52,7 @@ flash bank $_FLASHNAME lpc2000 0x0 0x80000 0 0 $_TARGETNAME \
# Run with *real slow* clock by default since the
# boot rom could have been playing with the PLL, so
# we have no idea what clock the target is running at.
jtag_khz 10
adapter_khz 10
$_TARGETNAME configure -event reset-init {
# Do not remap 0x0000-0x0020 to anything but the flash (i.e. select

2
tcl/target/stm32f2x.cfg
View File

@ -26,7 +26,7 @@ if { [info exists WORKAREASIZE] } {
# bit more to be on the safe side. Perhaps superstition, but if are
# running off a crystal, we can run closer to the limit. Note
# that there can be a pretty wide band where things are more or less stable.
jtag_khz 1000
adapter_khz 1000
jtag_nsrst_delay 100
jtag_ntrst_delay 100