interesting
/
riscv-openocd
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Merge 45231117b8 into 67082829da

This commit is contained in:
Evgeniy Naydanov 2025-03-07 13:41:25 +03:00 committed by GitHub
parent 67082829da 45231117b8
commit 02a84db71c
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/target/riscv/riscv-013.c
View File

@ -1956,6 +1956,11 @@ static int examine(struct target *target)
return ERROR_FAIL; return ERROR_FAIL;
} }
if (info->abits == 0) {
LOG_TARGET_ERROR(target,
"dtmcs.abits is zero. Check JTAG connectivity/board power");
return ERROR_FAIL;
}
if (info->abits < RISCV013_DTMCS_ABITS_MIN) { if (info->abits < RISCV013_DTMCS_ABITS_MIN) {
/* The requirement for minimum DMI address width of 7 bits is part of /* The requirement for minimum DMI address width of 7 bits is part of
* the RISC-V Debug spec since Jan-20-2017 (commit 03df6ee7). However, * the RISC-V Debug spec since Jan-20-2017 (commit 03df6ee7). However,