Default Branch

1bf7efb2d5 · Merge pull request #1144 from sunnyzhu-learning/resume-before-step-develop · Updated 2024-11-21 03:37:59 -06:00

Branches

aa971f3944 · Make a couple variables static. · Updated 2020-09-09 14:36:58 -05:00

2853
1

b4f17d4a63 · Prefix RISC-V globals with riscv_. · Updated 2020-09-01 14:52:10 -05:00

2856
1

bd5a1e80d1 · Accept dmstatus.version==3 (0.14) · Updated 2020-06-23 13:10:18 -05:00

3234
1

0473e317b0 · Fix whitespace. · Updated 2020-06-18 14:23:38 -05:00

3235
4

397d5be64b · Don't read registers that we know don't exist. · Updated 2020-04-21 12:48:03 -05:00

3245
3

23a0ce22cf · Reading v* registers appears to work. · Updated 2020-01-24 16:52:19 -06:00

3259
2

06c596e19f · Rename ERROR_BUSY to ERROR_TARGET_BUSY. · Updated 2019-12-18 16:19:18 -06:00

3263
3

59019f103c · Fix memory access on some targets. · Updated 2019-11-20 13:34:05 -06:00

3270
1

c1b79a85bb · Whenever bscan mode is entered, reset the variable that tracks · Updated 2019-11-05 15:44:25 -06:00

3272
3

8207cf8d94 · Changing ERROR to DEBUG for non existing registers · Updated 2019-08-30 14:00:44 -05:00

3466
1

a5725fe1ae · Reversed hart loop order in riscv_resume_go_all_harts · Updated 2019-06-14 04:30:05 -05:00

3481
1

b95249cf5c · Fixed typo in comment. · Updated 2019-04-22 20:18:29 -05:00

3564
15

926f555170 · Removed IDCODE check. · Updated 2019-03-29 15:51:21 -05:00

3720
9

6325701062 · Follow OpenOCD style guide. · Updated 2019-02-21 14:45:25 -06:00

3570
3

0ed1606c76 · Set haltreq when we're halted. · Updated 2018-11-19 14:50:58 -06:00

3872
4

022b6e7707 · Disable the DM when OpenOCD exits. · Updated 2018-11-19 14:49:35 -06:00

3872
1

9703c00b25 · Moved comment and added initial buffer clearing · Updated 2018-10-19 10:47:58 -05:00

3893
0
Included

97ea4401cb · Merge eclipse_memory_read into old_fixes_and_eclipse_memory_read · Updated 2018-10-19 08:30:31 -05:00

3889
8

d6a1e27c89 · Update mpsse.c · Updated 2018-09-17 11:39:31 -05:00

3899
0
Included

4b29af433d · Merge remote-tracking branch 'origin/riscv' into sba_tests · Updated 2018-08-31 11:02:55 -05:00

3906
0
Included