2013-12-19 15:33:19 -06:00
|
|
|
#
|
|
|
|
# NXP lpc11uxx family
|
|
|
|
|
|
|
|
source [find target/swj-dp.tcl]
|
|
|
|
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
|
|
set _CHIPNAME $CHIPNAME
|
|
|
|
} else {
|
|
|
|
set _CHIPNAME lpc11uxx
|
|
|
|
}
|
|
|
|
|
|
|
|
if { [info exists ENDIAN] } {
|
|
|
|
set _ENDIAN $ENDIAN
|
|
|
|
} else {
|
|
|
|
set _ENDIAN little
|
|
|
|
}
|
|
|
|
|
|
|
|
# Work-area is a space in RAM used for flash programming
|
|
|
|
# By default use 6kB
|
|
|
|
if { [info exists WORKAREASIZE] } {
|
|
|
|
set _WORKAREASIZE $WORKAREASIZE
|
|
|
|
} else {
|
|
|
|
set _WORKAREASIZE 0x1800
|
|
|
|
}
|
|
|
|
|
|
|
|
if { [info exists CPUTAPID] } {
|
|
|
|
set _CPUTAPID $CPUTAPID
|
|
|
|
} else {
|
|
|
|
set _CPUTAPID 0x00000000
|
|
|
|
}
|
|
|
|
|
|
|
|
# delays on reset lines
|
|
|
|
adapter_nsrst_delay 100
|
|
|
|
#jtag_ntrst_delay 100
|
|
|
|
|
|
|
|
swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
|
|
|
|
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
|
|
target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME
|
|
|
|
|
|
|
|
$_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
|
|
|
|
|
|
|
|
#set _FLASHNAME $_CHIPNAME.flash
|
|
|
|
#flash bank $_FLASHNAME lpc2000 0 0 0 0 $_TARGETNAME
|
|
|
|
|
2013-09-28 05:23:15 -05:00
|
|
|
if {![using_hla]} {
|
|
|
|
# if srst is not fitted use SYSRESETREQ to
|
|
|
|
# perform a soft reset
|
|
|
|
cortex_m reset_config sysresetreq
|
|
|
|
}
|