2012-07-04 15:19:17 -05:00
|
|
|
# script for stm32f3x family
|
|
|
|
|
2013-08-06 07:12:10 -05:00
|
|
|
#
|
|
|
|
# stm32 devices support both JTAG and SWD transports.
|
|
|
|
#
|
|
|
|
source [find target/swj-dp.tcl]
|
|
|
|
|
2012-07-04 15:19:17 -05:00
|
|
|
if { [info exists CHIPNAME] } {
|
|
|
|
set _CHIPNAME $CHIPNAME
|
|
|
|
} else {
|
|
|
|
set _CHIPNAME stm32f3x
|
|
|
|
}
|
|
|
|
|
2014-12-09 07:06:21 -06:00
|
|
|
set _ENDIAN little
|
2012-07-04 15:19:17 -05:00
|
|
|
|
|
|
|
# Work-area is a space in RAM used for flash programming
|
|
|
|
# By default use 16kB
|
|
|
|
if { [info exists WORKAREASIZE] } {
|
|
|
|
set _WORKAREASIZE $WORKAREASIZE
|
|
|
|
} else {
|
|
|
|
set _WORKAREASIZE 0x4000
|
|
|
|
}
|
|
|
|
|
|
|
|
# JTAG speed should be <= F_CPU/6. F_CPU after reset is 8MHz, so use F_JTAG = 1MHz
|
|
|
|
#
|
|
|
|
# Since we may be running of an RC oscilator, we crank down the speed a
|
|
|
|
# bit more to be on the safe side. Perhaps superstition, but if are
|
|
|
|
# running off a crystal, we can run closer to the limit. Note
|
|
|
|
# that there can be a pretty wide band where things are more or less stable.
|
|
|
|
adapter_khz 1000
|
|
|
|
|
|
|
|
adapter_nsrst_delay 100
|
2014-03-01 12:40:54 -06:00
|
|
|
if {[using_jtag]} {
|
2013-08-06 07:12:10 -05:00
|
|
|
jtag_ntrst_delay 100
|
|
|
|
}
|
2012-07-04 15:19:17 -05:00
|
|
|
|
|
|
|
#jtag scan chain
|
|
|
|
if { [info exists CPUTAPID] } {
|
|
|
|
set _CPUTAPID $CPUTAPID
|
|
|
|
} else {
|
2013-09-28 05:23:15 -05:00
|
|
|
if { [using_jtag] } {
|
|
|
|
# See STM Document RM0316
|
|
|
|
# Section 29.6.3 - corresponds to Cortex-M4 r0p1
|
|
|
|
set _CPUTAPID 0x4ba00477
|
|
|
|
} {
|
|
|
|
set _CPUTAPID 0x2ba01477
|
|
|
|
}
|
2012-07-04 15:19:17 -05:00
|
|
|
}
|
2013-08-06 07:12:10 -05:00
|
|
|
|
|
|
|
swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
|
2012-07-04 15:19:17 -05:00
|
|
|
|
|
|
|
if { [info exists BSTAPID] } {
|
|
|
|
set _BSTAPID $BSTAPID
|
|
|
|
} else {
|
2013-04-20 10:29:46 -05:00
|
|
|
# STM Document RM0316 rev 2 Section 30.6.2 says 0x06432041
|
|
|
|
# but STM32F303VCT6 rev Y has 0x06422041
|
|
|
|
set _BSTAPID1 0x06422041
|
|
|
|
set _BSTAPID2 0x06432041
|
2012-07-04 15:19:17 -05:00
|
|
|
}
|
2013-08-06 07:12:10 -05:00
|
|
|
|
2014-03-01 12:40:54 -06:00
|
|
|
if {[using_jtag]} {
|
2013-09-28 05:23:15 -05:00
|
|
|
swj_newdap $_CHIPNAME bs -irlen 5 -expected-id $_BSTAPID1 -expected-id $_BSTAPID2
|
2013-08-06 07:12:10 -05:00
|
|
|
}
|
2012-07-04 15:19:17 -05:00
|
|
|
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
2013-02-01 09:34:51 -06:00
|
|
|
target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME
|
2012-07-04 15:19:17 -05:00
|
|
|
|
|
|
|
$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
|
|
|
|
|
|
|
|
set _FLASHNAME $_CHIPNAME.flash
|
|
|
|
flash bank $_FLASHNAME stm32f1x 0 0 0 0 $_TARGETNAME
|
|
|
|
|
2015-01-10 04:19:26 -06:00
|
|
|
reset_config srst_nogate
|
|
|
|
|
2013-09-28 05:23:15 -05:00
|
|
|
if {![using_hla]} {
|
|
|
|
# if srst is not fitted use SYSRESETREQ to
|
|
|
|
# perform a soft reset
|
|
|
|
cortex_m reset_config sysresetreq
|
|
|
|
}
|