29 lines
1.0 KiB
INI
29 lines
1.0 KiB
INI
|
# SPDX-License-Identifier: GPL-2.0-or-later
|
||
|
|
#
|
||
|
|
# The JTAG connection is disabled at reset, and during the ROM Code execution.
|
||
|
|
# It is re-enabled when the ROM code jumps in the boot file copied from an
|
||
|
|
# external Flash memory into the internalSRAM, or when the ROM code launches
|
||
|
|
# the SAM-BA monitor, when no boot file has been found in any external Flash
|
||
|
|
# memory.
|
||
|
|
# For more JTAG related information see, :
|
||
|
|
# https://ww1.microchip.com/downloads/en/DeviceDoc/SAMA5D2-Series-Data-sheet-ds60001476G.pdf
|
||
|
|
#
|
||
|
|
# If JTAGSEL pin:
|
||
|
|
# - if enabled, boundary Scan mode is activated. JTAG ID Code value is 0x05B3F03F.
|
||
|
|
# - if disabled, ICE mode is activated. Debug Port JTAG IDCODE value is 0x5BA00477
|
||
|
|
#
|
||
|
|
if { [info exists CHIPNAME] } {
|
||
|
|
set _CHIPNAME $CHIPNAME
|
||
|
|
} else {
|
||
|
|
set _CHIPNAME at91sama5d2
|
||
|
|
}
|
||
|
|
|
||
|
|
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x01 -irmask 0x0f \
|
||
|
|
-expected-id 0x5ba00477
|
||
|
|
|
||
|
|
# Cortex-A5 target
|
||
|
|
set _TARGETNAME $_CHIPNAME.cpu_a5
|
||
|
|
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
|
||
|
|
|
||
|
|
target create $_TARGETNAME.0 cortex_a -dap $_CHIPNAME.dap
|