interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
riscv-openocd/tcl/target/altera_fpgasoc_arria10.cfg

59 lines
1.9 KiB
INI
Raw Normal View History

tcl/target: add SPDX tag For historical reasons, no license information was added to the tcl files. This makes trivial adding the SPDX tag through script: fgrep -rL SPDX tcl/ target| while read a;do \ sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n }' $a;done With no specific license information from the author, let's extend the OpenOCD project license GPL-2.0-or-later to the files. Change-Id: I7b2610300b24cccd07bfa6fb5f1266970d5d3a1b Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com> Reviewed-on: https://review.openocd.org/c/openocd/+/7027 Tested-by: jenkins
2022-06-12 16:42:27 -05:00
# SPDX-License-Identifier: GPL-2.0-or-later
target|board: Add Intel (Altera) Arria 10 target and related board Target information about this SoC can be found here: https://www.altera.com/products/fpga/arria-series/arria-10/overview.html Achilles Instant-Development Kit Arria 10 SoC SoM: https://www.reflexces.com/products-solutions/development-kits/arria-10/achilles-instant-development-kit-arria-10-soc-som Change-Id: Id78c741be6a8b7d3a70f37d41088e47ee61b437a Signed-off-by: Oleksij Rempel <o.rempel@pengutronix.de> Reviewed-on: http://openocd.zylin.com/4583 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2018-06-28 05:18:07 -05:00
# Intel (Altera) Arria10 FPGA SoC
if { [info exists CHIPNAME] } {
set _CHIPNAME $CHIPNAME
} else {
set _CHIPNAME arria10
}
# ARM CoreSight Debug Access Port (dap HPS)
if { [info exists DAP_TAPID] } {
set _DAP_TAPID $DAP_TAPID
} else {
set _DAP_TAPID 0x4ba00477
}
jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_DAP_TAPID
# Subsidiary TAP: fpga (tap)
# See Intel Arria 10 Handbook
# https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/arria-10/a10_handbook.pdf
# Intel Arria 10 GX 160 0x02ee20dd
# Intel Arria 10 GX 220 0x02e220dd
# Intel Arria 10 GX 270 0x02ee30dd
# Intel Arria 10 GX 320 0x02e230dd
# Intel Arria 10 GX 480 0x02e240dd
# Intel Arria 10 GX 570 0x02ee50dd
# Intel Arria 10 GX 660 0x02e250dd
# Intel Arria 10 GX 900 0x02ee60dd
# Intel Arria 10 GX 1150 0x02e660dd
# Intel Arria 10 GT 900 0x02e260dd
# Intel Arria 10 GT 1150 0x02e060dd
# Intel Arria 10 SX 160 0x02e620dd
# Intel Arria 10 SX 220 0x02e020dd
# Intel Arria 10 SX 270 0x02e630dd
# Intel Arria 10 SX 320 0x02e030dd
# Intel Arria 10 SX 480 0x02e040dd
# Intel Arria 10 SX 570 0x02e650dd
# Intel Arria 10 SX 660 0x02e050dd
jtag newtap $_CHIPNAME.fpga tap -irlen 10 -expected-id 0x02ee20dd -expected-id 0x02e220dd \
-expected-id 0x02ee30dd -expected-id 0x02e230dd -expected-id 0x02e240dd \
-expected-id 0x02ee50dd -expected-id 0x02e250dd -expected-id 0x02ee60dd \
-expected-id 0x02e660dd -expected-id 0x02e260dd -expected-id 0x02e060dd \
-expected-id 0x02e620dd -expected-id 0x02e020dd -expected-id 0x02e630dd \
-expected-id 0x02e030dd -expected-id 0x02e040dd -expected-id 0x02e650dd \
-expected-id 0x02e050dd
set _TARGETNAME $_CHIPNAME.cpu
#
# Cortex-A9 target
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
target create $_TARGETNAME.0 cortex_a -dap $_CHIPNAME.dap -coreid 0
target create $_TARGETNAME.1 cortex_a -dap $_CHIPNAME.dap -coreid 1 \
-defer-examine
target smp $_TARGETNAME.0 $_TARGETNAME.1