interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
riscv-openocd/tcl/fpga/altera-10m50.cfg

23 lines
848 B
INI
Raw Normal View History

tcl/fpga: add config file for Altera 10M50 FPGA (MAX10 family) Change-Id: I1a9cfa14e5127226af4e4b4bf30e1b5d6feedc34 Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com> Reviewed-on: http://openocd.zylin.com/3605 Tested-by: jenkins Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
2015-09-27 18:04:20 -05:00
# see MAX 10 FPGA Device Architecture
# Table 3-1: IDCODE Information for MAX 10 Devices
fpga/altera-10m50: add all device id add all currently know Intel (Alter) MAX 10 device ids Change-Id: I6a88fef222c8e206812499d41be863c3d89fa944 Signed-off-by: Oleksij Rempel <o.rempel@pengutronix.de> Reviewed-on: http://openocd.zylin.com/4598 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2018-07-10 02:55:54 -05:00
# Intel MAX 10M02 0x31810dd
# Intel MAX 10M04 0x318a0dd
# Intel MAX 10M08 0x31820dd
# Intel MAX 10M16 0x31830dd
# Intel MAX 10M25 0x31840dd
# Intel MAX 10M40 0x318d0dd
# Intel MAX 10M50 0x31850dd
# Intel MAX 10M02 0x31010dd
# Intel MAX 10M04 0x310a0dd
# Intel MAX 10M08 0x31020dd
# Intel MAX 10M16 0x31030dd
# Intel MAX 10M25 0x31040dd
# Intel MAX 10M40 0x310d0dd
# Intel MAX 10M50 0x31050dd
jtag newtap 10m50 tap -irlen 10 -expected-id 0x31810dd -expected-id 0x318a0dd \
-expected-id 0x31820dd -expected-id 0x31830dd -expected-id 0x31840dd \
-expected-id 0x318d0dd -expected-id 0x31850dd -expected-id 0x31010dd \
-expected-id 0x310a0dd -expected-id 0x31020dd -expected-id 0x31030dd \
-expected-id 0x31040dd -expected-id 0x310d0dd -expected-id 0x31050dd