interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
riscv-openocd/tcl/chip/atmel/at91/at91_pio.cfg

32 lines
1.3 KiB
INI
Raw Normal View History

tcl: add SPDX tag For historical reasons, no license information was added to the tcl files. This makes trivial adding the SPDX tag through script: fgrep -rL SPDX tcl | while read a;do \ sed -i '1{i# SPDX-License-Identifier: GPL-2.0-or-later\n }' $a;done With no specific license information from the author, let's extend the OpenOCD project license GPL-2.0-or-later to the files. Change-Id: Ief3da306a6e1978de7dfb8f552f9ff23151f9944 Signed-off-by: Antonio Borneo <borneo.antonio@gmail.com> Reviewed-on: https://review.openocd.org/c/openocd/+/7030 Tested-by: jenkins
2022-06-12 16:51:51 -05:00
# SPDX-License-Identifier: GPL-2.0-or-later
at91: add chip register definition and generic init support for - pio - pmc - rstc - wdt - sdramc - smc Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
2011-04-09 11:06:36 -05:00
set PIO_PER 0x00 ;# Enable Register
set PIO_PDR 0x04 ;# Disable Register
set PIO_PSR 0x08 ;# Status Register
set PIO_OER 0x10 ;# Output Enable Register
set PIO_ODR 0x14 ;# Output Disable Register
set PIO_OSR 0x18 ;# Output Status Register
set PIO_IFER 0x20 ;# Glitch Input Filter Enable
set PIO_IFDR 0x24 ;# Glitch Input Filter Disable
set PIO_IFSR 0x28 ;# Glitch Input Filter Status
set PIO_SODR 0x30 ;# Set Output Data Register
set PIO_CODR 0x34 ;# Clear Output Data Register
set PIO_ODSR 0x38 ;# Output Data Status Register
set PIO_PDSR 0x3c ;# Pin Data Status Register
set PIO_IER 0x40 ;# Interrupt Enable Register
set PIO_IDR 0x44 ;# Interrupt Disable Register
set PIO_IMR 0x48 ;# Interrupt Mask Register
set PIO_ISR 0x4c ;# Interrupt Status Register
set PIO_MDER 0x50 ;# Multi-driver Enable Register
set PIO_MDDR 0x54 ;# Multi-driver Disable Register
set PIO_MDSR 0x58 ;# Multi-driver Status Register
set PIO_PUDR 0x60 ;# Pull-up Disable Register
set PIO_PUER 0x64 ;# Pull-up Enable Register
set PIO_PUSR 0x68 ;# Pull-up Status Register
set PIO_ASR 0x70 ;# Peripheral A Select Register
set PIO_BSR 0x74 ;# Peripheral B Select Register
set PIO_ABSR 0x78 ;# AB Status Register
set PIO_OWER 0xa0 ;# Output Write Enable Register
set PIO_OWDR 0xa4 ;# Output Write Disable Register
set PIO_OWSR 0xa8 ;# Output Write Status Register