interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
riscv-openocd/tcl/board/stm32f0discovery.cfg

11 lines
312 B
INI
Raw Normal View History

cfg: add stm32f0discovery board config Change-Id: I4fccdbd4e0a3bc70cd425c910ad1007519098e20 Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/570 Reviewed-by: Peter Stuge <peter@stuge.se> Tested-by: jenkins
2012-04-18 04:47:29 -05:00
# This is an STM32F0 discovery board with a single STM32F051R8T6 chip.
# http://www.st.com/internet/evalboard/product/253215.jsp
source [find interface/stlink-v2.cfg]
cfg: increase stm32f0discovery board working area Change-Id: Iea166ee27fc60bbfdeb851fdcf71509f3984f72f Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/602 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2012-04-30 08:30:12 -05:00
set WORKAREASIZE 0x2000
cfg: add stm32f0discovery board config Change-Id: I4fccdbd4e0a3bc70cd425c910ad1007519098e20 Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/570 Reviewed-by: Peter Stuge <peter@stuge.se> Tested-by: jenkins
2012-04-18 04:47:29 -05:00
source [find target/stm32f0x_stlink.cfg]
Use hardware reset and connect under reset on boards with ST-LINK/V2, as now it is supported. Change-Id: Id3b2ca9a2270974a5f453323f9057ecece400c94 Signed-off-by: Freddie Chopin <freddie.chopin@gmail.com> Reviewed-on: http://openocd.zylin.com/609 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2012-05-01 12:47:28 -05:00
# use hardware reset, connect under reset
reset_config srst_only srst_nogate