riscv-openocd/tcl/target/lpc1850.cfg

36 lines
752 B
INI
Raw Permalink Normal View History

source [find target/swj-dp.tcl]
adapter_khz 500
if { [info exists CHIPNAME] } {
set _CHIPNAME $CHIPNAME
} else {
set _CHIPNAME lpc1850
}
if { [info exists ENDIAN] } {
set _ENDIAN $ENDIAN
} else {
set _ENDIAN little
}
#
# M3 JTAG mode TAP
#
if { [info exists M3_JTAG_TAPID] } {
set _M3_JTAG_TAPID $M3_JTAG_TAPID
} else {
set _M3_JTAG_TAPID 0x4ba00477
}
swj_newdap $_CHIPNAME m3 -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_M3_JTAG_TAPID
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.m3
set _TARGETNAME $_CHIPNAME.m3
target create $_TARGETNAME cortex_m -endian $_ENDIAN -dap $_CHIPNAME.dap
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
cortex_m reset_config sysresetreq
}